

# Interconnect Properties of Spin Qubit Devices

## L. Tryputen<sup>1</sup>

T. J. J. Willigers<sup>1</sup>, H. Amin<sup>2</sup>, S. Karwal<sup>1</sup>,  
S. V. Amitonov<sup>1</sup>, A. Sammak<sup>1</sup>, Ö. Gül<sup>1</sup>,  
E. Tsapanou-Katranara<sup>1</sup>, L. Mazzarella<sup>1</sup>,  
H.G.J. Eenink<sup>1</sup>, Y. Vos<sup>1</sup>, R. N. M. Wasserman<sup>1</sup>,  
R. Hanfoug<sup>1</sup>, N. Samkharadze<sup>1</sup>, G. Scappucci<sup>2</sup>,  
M. Veldhorst<sup>2</sup>, L. M. K. Vandersypen<sup>2</sup>,  
D. J. Michalak<sup>1</sup>

<sup>1</sup>QuTech and Netherlands Organisation for Applied Scientific Research (TNO), Delft, Netherlands

<sup>2</sup>QuTech and Kavli Institute of Nanoscience, Delft University of Technology, Delft, Netherlands

[larysa.tryputen@tno.nl](mailto:larysa.tryputen@tno.nl)


Significant progress in the control of single electrons in semiconductor quantum computing devices has been recently shown [1, 2]. However in order to scale such systems to larger qubit counts the improved control of materials properties will be critical. In this work we show room temperature characterization of multi-layered test structures fabricated on the same chip as spin qubit devices [3]. We observe that on-chip palladium interconnects have higher sheet resistances than palladium as deposited. Such additional resistance could be responsible for qubit “heating” during cryogenic device operation [5]. We also show the voltage- and frequency-dependent dielectric properties for the amorphous alumina ( $\text{Al}_2\text{O}_3$ ) material used as the interlayer dielectric and gate oxide in our spin qubit devices (Fig. 2). Such dispersive behaviour may contribute to charge noise and/or device drift. Finally, we also discuss our recent developments in the magnetic material of the nanomagnets used for qubit addressability.

## References


- [1] Philips et al., Nature, 609 (2022) 919.
- [2] Xue et al., Nature, 601 (2022) 343.

- [3] Verberk et al., Proc. SPIE 12472, 37<sup>th</sup> European Mask and Lithography Conference, 1247207 (2022) 1.
- [4] de Vries et al., Thin Solid Films, 167 (1988) 25.
- [5] Undseth et al., Physical Review X, 13 (2023) 041015.

## Figures



**Figure 1:** The sheet resistance values of test structures integrated during fabrication of qubit device runs (black and blue squares) are larger than the values of as-deposited palladium test wafers (yellow squares), which are similar to those reported in de Vries [4].



**Figure 2:** Frequency and voltage dependence of capacitance data for a 7 nm amorphous  $\text{Al}_2\text{O}_3$  film between palladium electrodes.