

Low-temperature formation of ultra-thin Co disilicide (CoSi₂) layers for advanced CMOS applications

Joelle KAFANDO^{a,b*}, Dominique Mangelinck^b, Magali Gregoire^a, Theo Levert^a,
Alexandre Desse^a, Karen Dabertrand^a

^aCrolles 300 mm operations - STMicroelectronics, Rue Jean Monnet, Crolles, 38920, France

^bAix-Marseille Université, CNRS, IM2NP, Faculté de Saint Jérôme, 13397 Marseille, France

The transition from 4G to 5G in the coming years will enable new forms of the Internet of Things, notably the broader deployment of autonomous vehicles. This therefore requires the development of new microelectronic circuits based on MOS-type transistors (Metal Oxide Semiconductor) with gate widths of 65 nm and below. Silicides are intermetallic layers formed during annealing by reactive diffusion between a metal (Ni, Co, Ti, W, etc.) and silicon in order to be used at transistors contacts [1]. The formation of silicides helps to reduce the contacts resistance of the transistor gate, which is inversely proportional to the maximum frequency of the devices. However, for advanced CMOS technologies (gate width < 65 nm), problems arise in the formation of CoSi₂ (the least resistive phase) at the transistor gate. Indeed, the formation of CoSi₂ is preceded by the formation of the intermediate CoSi phase by reactive diffusion at a lower temperature. The CoSi₂ phase growth is controlled by nucleation at the triple junctions of the CoSi phase. Consequently, the downscaling of gate dimensions reduces the number of nucleation sites to form CoSi₂, hence narrow line effect occurs (Fig. 1) [2]. Moreover, when the gate dimension is reduced, the junction depth is also minimized to control the junction silicon consumption. The maximum of silicide thickness downs to 20 nm, inducing severe degradation of thermal stability i.e. agglomeration phenomena at a certain temperature [3].

In the present paper, the silicide layers are formed through the SALICIDE (SelfAligned saLICIDE) process (Fig. 2). It can be summarized in five principal steps: Surface preparation, Co – TiN metal deposition, RTA1 (rapid thermal annealing 1), selective etch of non-reacted metal and RTA2 step to form CoSi₂. For 7 nm Co, 23 nm CoSi₂ is expected after a total reaction of the metal. Since the thickness of CoSi₂ is directly proportional to the thickness of CoSi, it is possible to obtain a thinner CoSi₂ layer by reducing the RTA1 temperature to form less CoSi. This is called partial silicidation or partial reaction. As we wanted to reduce the CoSi₂ thickness, RTA1 temperature was reduced in the range of 400 °C to 500 °C. The RTA2 temperature used is 790 °C. As shown in Fig. 3, for RTA1 temperature up to 460 °C, partial reaction occurs (Co is not fully consumed during silicidation). Beyond this temperature, the reaction is total (Co is fully consumed). At the same time, the sheet resistance increases for thinner layers (Fig. 4). The TEM/EDX images show the non-continuity of the thinner silicide layers: the layers are agglomerated (Fig. 5).

To assess the influence of RTA2 temperature, several RTA1 temperatures (RTA1 410 °C, 440 °C, and 500 °C) have been kept for further studies. For RTA1 at 410 °C, the CoSi₂ thickness remains constant at around 12 nm in the range of 585 °C and 790 °C of RTA2 temperature. The CoSi layer is fully transformed into CoSi₂ even at the lowest RTA2 temperature (585 °C). For RTA1 at 440 °C and 500 °C, the CoSi₂ thickness evolves with RTA2 temperature, indicating that CoSi continues to be transformed into CoSi₂ during the annealing treatments (Fig. 6). For all RTA1 temperatures, the sheet resistance is very high at low RTA2 temperatures and then stabilizes from an RTA2 temperature of about 615 °C (Fig. 7). In fact, TEM/EDX images reveal a bilayer structure of approximately 7 nm CoSi / 10 nm CoSi₂ for RTA1 440 °C and 500 °C (Fig. 8).

In the full paper, we will present TEM-EDX and HR-SEM observations to evaluate the formation and the thermal stability of ultra-thin CoSi₂ layers in the frame of advanced CMOS technologies.

References

- [1] Mangelinck, Dominique. "The growth of silicides and germanides." *Handbook of Solid State Diffusion, Volume 2*. Elsevier, 2017. 379-446.
 - [2] Gregoire, M. "Silicides in microelectronics: phase sequence nanoscale effect and degradation mechanisms." *Postdoctoral Thesis, Aix-Marseille Université* (2021).
 - [3] Anak, Fabriziofranco Morris, et al. "Influence of the annealing schemes on the formation and stability of Ni (Pt) Si thin films: Partial, laser, total, and one-step annealings." *Materials Science in Semiconductor Processing* 184 (2024)
- *corresponding author e-mail: joellesephora.kafandoi@st.com



Fig. 1: CoSi grains and CoSi₂ nucleation sites (triples junctions)




Fig. 2: CoSi₂ SALICIDE process




Fig. 3: CoSi₂ Thickness vs RTA1 temperature




Fig. 4: Sheet resistance Rs and resistivity rho vs RTA1 temperature




Fig. 5: TEM image of agglomerated CoSi₂ layer corresponding to RTA1 400 °C




Fig. 6: CoSi₂ Thickness vs RTA2 temperature for RTA1 400 °C, 440 °C and 500 °C




Fig. 7: CoSi₂ sheet resistance Rs vs RTA2 temperature for RTA1 400 °C, 440 °C and 500 °C




Fig. 8: TEM image of ~ 7 nm CoSi / 10 nm CoSi₂ for RTA1 at 440 °C and 500 °C