E-beam defectivity analysis of metal filled vias to determine yield of EUV lithography processes

<u>Bhavishya Chowrira Poovanna</u>^a, Victor M. Blanco Carballo^a, Sara Paolillo^a, Marleen van der Veen^a, Stephane Lariviere^a, Gian Lorusso^a, Mircea Dusa^a, Ling Ee Tan^a, Hemant Vats^a, Werner Gillijns^a, Ardavan Niroomand^a, Vito Daniele Rutigliani^a

^a IMEC, Leuven Belgium

In this work we demonstrate a method to use metal fill process combined with voltage contrast SEM imaging to determine the yield of a via lithography process. In this method vias are formed with a CAR photo-resist using EUV lithography on both 0.33NA (NXE 3400) and 0.55NA (EXE 5000) and etched into a patterning stack containing a Ti base metal plate. In an ideal case, where both the lithography and etch are processed correctly, the via lands on the Ti base metal plate and a bright circular image is observed after metal fill. However, if defect occurs during these processes, the via may not land on the Ti base metal plate and a grey or black image is seen and a defect is identified. Using high NA (0.55NA) lithography CD-SEM images show a defect-free random vias pattern with a centre-to-centre (C2C) distance of 29.7nm.



Figure 1: Baseline Process flow for random logic via. (A) LNA EUV lithography and top-down CDSEM image. (B) Etch shrink showing defect free CD. (C) Voltage Contrast metrology principle and read out.



Figure 2: Comparison of Low NA EUV Lithography vs. High NA EUV Lithography. (A) At LNA, it is challenging to print defect-free via CD = 14nm and below. The red circles indicate the defects. (B) The bottom images are from High NA EUV lithography, showing zero defects even for smallest center-to-center distance of vias. The right image explains the alignment of the C2C distance of vias to the respective metal layers.

References

- L. Tan, W. Gillijns, J. Lee, D. Xu, J. Kerkhove, V. Philipsen, R. Ki, "EUV low-n attenuated phase-shift mask on random logic Via single patterning at pitch 36nm", Proc. SPIE 12051, Optical and EUV Nanolithography 2022, 120510P (2022) https://doi.org/10.1117/12.2614000
- V.M Blanco, S. Paolillo, M van der Veen, S Lariviere, G Lorusso, E Poortere, C Tabery, F Qiao, S Lai, M Kea, L Wang, Y Su, J Oh, J Huang, J Chen, J Huang, "Large Area EUV Via Yield Analysis for Single Damascene Process: Voltage Contrast, CD and Defect Metrology", Proceedings Volume 11147, International Conference on Extreme Ultraviolet Lithography 2019; 111470B (2019) https://doi.org/10.1117/12.2536943
- ³ O. D. Patterson, H. Wildman, A. Ache, K. Wu, "In-Line Voltage Contrast Inspection of ungrounded Chain Test Structures for Timely and Detailed Characterization of Contact and Via Yield loss", Proceedings of ISTFA, pp 401-406, Nov 2005.

* corresponding author e-mail: <u>bhavishya.chowrira@imec.be</u>