

# Vertically Scaled Gate-All-Around Transistors: From Advanced Nano-Contact Engineering to Device Development

Guilhem Larrieu<sup>a</sup>, Jonas Muller<sup>b</sup>, Sylvain Pelloquin<sup>a</sup>, Leonardo Cancellara, Konstantinos Moustakas  
LAAS-CNRS, CNRS, Université de Toulouse. 7 avenue Colonel Roche, 31031 Toulouse, France

The continuous scaling of semiconductor devices has pushed conventional architectures to their physical limits, necessitating the development of novel transistor structures. Vertically scaled Gate-All-Around (GAA) transistors have emerged as a promising solution, offering superior electrostatic control, enhanced current drive, and high device density [1][2][3]. However, achieving high-performance and reliable device integration requires advanced engineering of nano-contacts and source/drain (S/D) interfaces [4].

This work presents a comprehensive investigation into the fabrication and optimization of nano-contacts for vertical GAA transistors. We explore the impact of channel nanostructured materials [5][6], contact silicide selection [7][8], and doping strategies on device performance [9], leveraging advanced characterization techniques to analyze dopant segregation [10] and silicidation effects at the nanoscale. Furthermore, we discuss process innovations that enable precise control over vertical channel formation, ensuring optimal electrical properties and minimal parasitic resistance.

By integrating experimental results with simulation insights, we highlight the critical role of nano-contact engineering in the development of high-efficiency, scalable vertical GAA transistors [11][12]. These advancements provide a pathway toward the next generation of ultra-scaled logic devices, enabling further transistor miniaturization while maintaining energy efficiency and performance in modern semiconductor technologies.

## References:

- 1- G. Larrieu et al., *Nanoscale* 5, 2437 (2013).
  - 2- G. Larrieu et al., *Solid-State Electron.* 130, 9 (2017).
  - 3- Y. Guerfi and G. Larrieu, *Nanoscale Res. Lett.* 11, 1 (2016).
  - 4- C. Rossi et al., *Solid-State Electron.* 200, 108551 (2023).
  - 5- J. Müller et al., *Nanotechnology* 34, 105303 (2023).
  - 6- A. Lecestre et al., *ACS Omega* 7, 5836 (2022).
  - 7- J. Müller et al., presented at the EMRS Spring Meeting, 2023.
  - 8- N. Mallet, *ACS Appl. Mater. Interfaces* 16, 2449 (2024).
  - 9- C. Rossi, *Mater. Sci. Semicond. Process.* 174, 108217 (2024).
  - 10- P. Michałowski et al., *Measurement* 211, 112630 (2023).
  - 11- A. Kumar, *Nano Lett.* 24, 7825 (2024).
  - 12- G. Larrieu et al., proceeding of the 2023 Silicon Nanoelectronics Workshop (SNW), Kyoto, Japan, pp. 27.
- \* corresponding author e-mail: [guilhem.larrieu@laas.fr](mailto:guilhem.larrieu@laas.fr)