

# Synthesis and Device Integration of 1D-Te/2D-MoS<sub>2</sub> van der Waals Heterostructures

Bipul Karmakar, Bikash Das, Shibnath Mondal, Subhadeep Datta\*

School of Physical Sciences, Indian Association for the Cultivation of Science, Kolkata, India


spsdd@iacs.res.in

The p-n junction is a fundamental building block of many important electronic devices, including LEDs, solar cells, photodiodes, and BJTs. vdW materials offer a promising platform [1] for studying nanoscale p-n junctions, as the weak interlayer bonding between adjacent layers creates defect-free interfaces, circumventing the lattice-matching constraints typically encountered in epitaxial heterojunctions [2]. We report a sequential two-step vapor deposition technique for growing in situ mixed-dimensional heterostructures, specifically 1D p-type Te nanowires (via PVD) on 2D n-type MoS<sub>2</sub> flakes (via CVD) [3]. This growth technique produces large scale, high-quality, atomically sharp 1D/2D interfaces on SiO<sub>2</sub>/Si substrates that overcome the hazardous effects of transfer residues. The assembled samples serve a twofold purpose. First, the electrical transport measurements reveal a well-defined narrow depletion region (<10 nm) with built-in potential 0.19 V across the junction. These heterostructures function as back-gate-tunable p-n junction diodes with rectification ratio ~200. Furthermore, charge transfer at the heterointerface is validated via Raman spectroscopy and Kelvin probe force microscopy. Second, the nonhybrid regions on the substrate, isolated Te and MoS<sub>2</sub> microstructures from the same growth run, were utilized to fabricate p- and n-type FETs, respectively. By employing ionic-liquid gating, we demonstrate low-power CMOS inverters and basic logic-gate operations. This work showcases a unified platform for integrating analog and digital circuits.

## References

- [1] D. Jariwala, V. K. Sangwan, L. J. Lauhon, T. J. Marks, and M. C. Hersam, ACS Nano, 8, 2 (2014) 1103.
- [2] C.-H. Lee, G.-H. Lee, A. M. van der Zande, W. Chen, Y. Li, M. Han, X. Cui, G. Arefe, C. Nuckolls, T. F. Heinz, J. Guo, J. Hone, and P. Kim, Nature Nanotechnology, 9, 9 (2014) 676.
- [3] B. Karmakar, B. Das, S. Mandal, R. Paramanik, S. Maity, T. Kundu, S. Das, M. Palit, K. Dey, et al., Physical Review Applied, 23, 054013 (2025).

## Figures



**Figure (a):** False-colored SEM image of a tested device fabricated by electron beam lithography. **Figure (b):** Plots of I-V curves at different back-gate voltages measured across the p-n heterojunction device. **Figure (c):** Schematic of an IL-top-gated Te NW and MoS<sub>2</sub> FET. **Figure (d):** Voltage transfer (V<sub>in</sub>-V<sub>out</sub>) CMOS inverter at different V<sub>DD</sub> values. The inset shows a schematic of the electrical configuration for the CMOS inverter.