Damage-Free Plasma Enhanced Atomic Layer Deposition of AlON Dielectrics on 2D Materials with Tunable Doping

Ardeshir Esteki¹

Sarah Riazimehr², Agata Piacentini^{1,3}, Harm Knoops^{2,4}, Martin Otto³, Gordon Rinke³, Zhenxing Wang³, Annika Grundmann⁵, Holger Kalisch⁵, Michael Heuken^{5,6}, Andrei Vescan⁵, Daniel Neumaier^{3,7}, Alwin Daus^{1,8} and Max C. Lemme^{1,3}


¹Chair of Electronic Devices, RWTH Aachen University, 52074 Aachen, Germany. ²Oxford Instruments Plasma Technology UK, Bristol BS494AP, United Kingdom. ³AMO GmbH, Advanced Microelectronic Center Aachen, 52074 Aachen, Germany. ⁴Department of Applied Physics, Eindhoven University of Technology, 5600 MB Eindhoven, The Netherland. ⁵Compound Semiconductor Technology, RWTH Aachen University, 52074 Aachen, Germany. ⁶AIXTRON SE, 52134 Herzogenrath, Germany. ⁷Bergische Universität Wuppertal, 42119 Wuppertal, Germany. ⁸Sensors Laboratory, Department of Microsystems Engineering, University of Freiburg, 79110 Freiburg, Germany.

Email: max.lemme@eld.rwth-aachen.de / Phone: +49 241 8867 200

In this work, we describe a novel method to deposit high-k dielectrics on two-dimensional materials (2DMs) through an in situ deposited aluminium oxynitride (AION) protective layer using an Oxford Instruments Atomfab™ plasma atomic layer deposition (ALD) system. Short, low-power process steps with remote plasma conditions¹ were used to directly grow a thin layer of AION on commercially available graphene and MoS₂ grown in an Aixtron MOCVD reactor. Statistical Raman spectroscopy data showed no discernible deterioration of the 2DM compared to a standard Al₂O₃ process (Fig. 1c-d). We further validate the 2DM quality with electrical data from field-effect transistors (FETs) encapsulated with AION (Fig. 1a-b). The current-voltage measurements were performed in a four-point configuration to avoid a strong influence of the contact resistance before and after dielectric deposition under ambient conditions. The AION dielectric passivation improved the carrier mobilities in the devices (Fig. 1g-h). In addition, the process allows the tuning of the Dirac and threshold voltages proportional to the thickness of the AION layer (Fig. 1e-f). Our results show that insitu deposited AION provides a promising route for the encapsulation of 2DM-based electronic devices, as it improves device performance and can be used to tune the Dirac or threshold voltages at the same time.

This work was funded by the European Union under the Horizon Europe grants 2D-EPL (952792), Graphene Flagship Core 3 (881603), and the German BMBF project GIMMIK (03XP0210).

References



[1] H. Knoops et al., J. Vac. Sci. Technol. A, 39(6), (2021)

Figure 1: a) Cross-sectional schematic of a back-gated FET with Ti/Pd source and drain bottom contacts and an AION passivation layer. b) Top-view optical image of the back-gated device. Raman analysis of graphene c) and MoS_2 d) in air and after the deposition of AION layers with several thicknesses. Current-voltage transfer curves for graphene e) and MoS_2 f). Evaluation of mobilities for graphene g) and MoS_2 h).

Graphene2024