**Salim El Kazzi<sup>1,2\*</sup>,** Lum Ya Woon<sup>2</sup>, Vejay Girija Jagadeesan<sup>1,2</sup>, Ivan Erofeev<sup>2</sup>, Saumitra Vajandar<sup>2</sup>, Thomas Osipowicz<sup>2</sup>, Sergej Pasko<sup>3</sup>, Simonas Krotkus<sup>3</sup>, Wang Xiaochen<sup>4</sup>, Ben Coran<sup>4</sup>, Oliver Whear<sup>4</sup> and Utkur Mirsaidov<sup>1,2</sup>

<sup>1</sup>NUS-AMAT Advanced Materials Corporate Lab, 5 Engineering Drive 1, 117608 Singapore
<sup>2</sup>Department of Physics, National University of Singapore, 2 Science Drive 3, 117551 Singapore
<sup>3</sup> AIXTRON SE, Dornkaulstr. 2, Herzogenrath, 52134 Germany
<sup>4</sup> AIXTRON Ltd, Anderson Road, Buckingway Business Park, Cambridge CB24 4FQ, UK
\*dbssali@nus.edu.sg

The increasing demand for 2D materials in the IC industry is highlighting the need for waferscale and fab-compatible techniques to synthesize 2D materials like graphene, h-BN and transition metal dichalcogenides. Most of recent studies indicate that high-temperature growth processes are needed to produce large 2D grains and thus better device performance [1]. The main integration scheme is nowadays the 2D growth on foreign substrates (like sapphire, metal foils, and etc) and an additional transfer step to integrate the 2D layer on a Si-compatible substrate. However, this integration scheme can cause technological limitations for some of the FAB production processes, especially if 2D would be integrated on non-planar structures (like trenches, nanowires, etc...). Furthermore, the high temperature growth of some 2D materials seems to induce more vacancy defects than low temperature processes, which, in turn, deteriorates the intrinsic properties of the material [2]. In this work, we give an overview of main CMOS applications where 2D materials are

In this work, we give an overview of main CMOS applications where 2D materials are expected to play an important role. In the first part, we will describe in more details the use of 2D materials as Cu-diffusion barriers in future BEOL interconnects. Then, we highlight the barrier efficiency of our wafer-scale WS<sub>2</sub> grown by MOCVD. We demonstrate that crystalline 2D barrier layers can also be used as liner replacements in order to improve the metal conductivity in scaled trenches. In a second part, we will discuss the synthesis of freestanding amorphous 2D layers. We will conclude by highlighting the impact of molecular beam deposition conditions on the quality of amorphous 2D transition metal dichalcogenides.

Our results shed more light on low-temperature 2D growth and its impact on different optoelectronic applications. This is expected to play a pivotal role in pushing forward the roadmap of 2D integration into Si-CMOS technology.

## References

- [1] S. H. Choi et al., Nature communications (2022) 13:1484
- [2] E. Mitterreiter et al., Nature communications (2021) 12 3822