

Nonvolatile Memory Devices Utilizing WSe₂/MoTe₂ Stack Channel for Synaptic Device Operation

Sam Park

Yeonsu Jeong, Hye-Jin Jin, Seongil Im

Yonsei University, 50, Yonei-ro, Seodaemun-gu, Seoul, South Korea

samp0619@naver.com

Abstract

Nowadays, stacked two-dimensional materials receive high attentions, especially their van der Waals interaction at their stack junction interface. In this study, we report field effect transistors (FETs) with stacked transition metal dichalcogenide (TMD) channels, where the heterojunction interface between two TMDs appears useful for nonvolatile or neuromorphic memory FETs. Using patterned gate electrode and Al₂O₃ as gate dielectric, PS-brush treatment was conducted for minimize unwanted interface charge traps.^[1] A few nm thin MoTe₂ and WSe₂ flakes are transferred on gate dielectric sequentially making vertical stack. We also conducted air ambient annealing at 200 °C to make MoTe₂ and WSe₂ p-type using MoO_x and WO_x, as WSe₂ and MoTe₂ are known for ambipolar materials. These interesting p-type/p-type semiconductor stack interface functions as hole trapping sites where traps behave nonvolatile although trapping/de-trapping can be controlled by gate voltage (V_{GS}). WSe₂/MoTe₂ stack device shows memory retention after high V_{GS} pulse appears longer than 10,000 s and Program/Erase ratio in drain current is higher than 200. Moreover, the traps are delicately controllable even with small V_{GS}, which indicates that a neuromorphic memory is also possible with our heterojunction stack FETs. Our stack channel FET demonstrates neuromorphic memory behavior of ~94% recognition accuracy.

References

- [1] Y. Jeong, J. H. Park, J. Ahn, J. Y. Lim, E. Kim, S. Im. Adv. Mater. Interfaces. 5 (2018), 1800812

Figures




Figure 1: 3D schematic of the device with transfer characteristic and neuromorphic simulation.