## Optimal architecture for ultralow noise graphene transistors at room temperature

## Saloni Kakkar<sup>1</sup>

Paritosh Karnatak<sup>1</sup>, Md. Ali Aamir<sup>1</sup>, Kenji Watanabe<sup>2</sup>, Takashi Taniguchi<sup>2</sup>, Arindam Ghosh<sup>1,3</sup> <sup>1</sup>Department of Physics, Indian Institute of Science, Bangalore 560012, India. <sup>2</sup>National Institute for Materials Science, 1-1 Namiki Tsukuba, Ibaraki 305-0044, Japan. <sup>3</sup>Center for Nano Science and Engineering, Indian Institute of Science, Bangalore 560012, India. salonikakkar@iisc.ac.in

The fundamental origin of low-frequency noise in graphene field effect transistors (GFETs) has been widely explored but a generic engineering strategy towards low noise GFETs is lacking. Here we systematically study and eliminate dominant sources of electrical noise to achieve ultralow noise GFETs. We find that in edge contacted, high-quality hexagonal boron nitride (hBN) encapsulated GFETs, the inclusion of a graphite bottom gate and long (> 1.2  $\mu$ m) channel-contact distance significantly reduces noise as compared to global Si/SiO<sub>2</sub> gated devices. From the scaling of the remaining noise with channel area and its temperature dependence, we attribute this to the traps in hBN. To further screen the charge traps in hBN, we place few layers of MoS<sub>2</sub> between graphene and hBN, and demonstrate that the noise is as low as ~ 5.2\*10<sup>-9</sup>  $\mu$ m<sup>2</sup> Hz<sup>-1</sup>(corresponding to minimum Hooge parameter ~ 5.2\*10<sup>-6</sup>) in GFETs at room temperature, which is an order of magnitude lower than the earlier reported values.