

Optimal architecture for ultralow noise graphene transistors at room temperature

Saloni Kakkar¹

Paritosh Karnatak¹, Md. Ali Aamir¹, Kenji Watanabe², Takashi Taniguchi², Arindam Ghosh^{1,3}

¹Department of Physics, Indian Institute of Science, Bangalore 560012, India.

²National Institute for Materials Science, 1-1 Namiki Tsukuba, Ibaraki 305-0044, Japan.

³Center for Nano Science and Engineering, Indian Institute of Science, Bangalore 560012, India.

salonikakkar@iisc.ac.in

The fundamental origin of low-frequency noise in graphene field effect transistors (GFETs) has been widely explored but a generic engineering strategy towards low noise GFETs is lacking. Here we systematically study and eliminate dominant sources of electrical noise to achieve ultralow noise GFETs. We find that in edge contacted, high-quality hexagonal boron nitride (hBN) encapsulated GFETs, the inclusion of a graphite bottom gate and long ($> 1.2 \mu\text{m}$) channel-contact distance significantly reduces noise as compared to global Si/SiO₂ gated devices. From the scaling of the remaining noise with channel area and its temperature dependence, we attribute this to the traps in hBN. To further screen the charge traps in hBN, we place few layers of MoS₂ between graphene and hBN, and demonstrate that the noise is as low as $\sim 5.2 \cdot 10^{-9} \mu\text{m}^2 \text{Hz}^{-1}$ (corresponding to minimum Hooge parameter $\sim 5.2 \cdot 10^{-6}$) in GFETs at room temperature, which is an order of magnitude lower than the earlier reported values.