

# Ultra-scaled MoS<sub>2</sub> FETs

**Kishan Ashokbhai Patel<sup>1</sup>**

Ryan Grady<sup>2</sup>, Kirby Smithe<sup>2</sup>, Eric Pop<sup>2</sup>, Roman Sordan<sup>1</sup>

<sup>1</sup> L-NESS, Department of Physics, Politecnico di Milano, Via Anzani 42, Como, Italy

<sup>2</sup> Stanford University, California, USA

[kishanashokbhai.patel@polimi.it](mailto:kishanashokbhai.patel@polimi.it)

Silicon based electronic devices are rapidly approaching scaling limits. Further scaling of field-effect transistors (FETs) requires atomically thin semiconducting channels. The atomic thickness of two-dimensional materials (such as MoS<sub>2</sub>) make them ideal candidates for replacing Si in ultra-short (gate length ~ 10 nm) FETs [1]. However, large scale fabrication of ultra-short FETs have been challenging. There have been several attempts to realize ultra-short MoS<sub>2</sub> FETs but they comprised several short-channel FETs connected in series [2] or had very long access areas around the gate [3,4], making actual device dimensions much larger. A true ~ 10 nm MoS<sub>2</sub> FETs have been recently reported [5-6], but using random cracks or grain boundaries which are unsuitable for large-scale device fabrication.


Here we demonstrate ultra-short channel MoS<sub>2</sub> FETs fabricated on a large scale without nanolithography. We used shadow evaporation method to fabricate FETs with a channel length as short as 10 nm. The FETs were realized both with exfoliated few-layer MoS<sub>2</sub> (thickness ~ 7 nm) and monolayer MoS<sub>2</sub> grown by chemical vapour deposition as channel material. The 10 nm MoS<sub>2</sub> FETs exhibited drain current on/off ratio > 10<sup>5</sup> and maximum drain current ~ 560 A/m, which is the highest drain current reported in MoS<sub>2</sub> FETs until now. The smallest subthreshold swing was 120 mV/dec. The FETs exhibited a very good drain current saturation (output conductance ~ 2 S/m) for such short-channel devices.

We also demonstrated logic inverters in depletion mode technology using the 10 nm MoS<sub>2</sub> FETs. The inverters exhibited a voltage gain as high as 20 and were capable of in/out signal matching.

## References

- [1] B. Radisavljevic, Et al., Nature Nanotechnology, 6 (2011) 147–150
- [2] A. Nourbakhsh Et al., Nano Letters, 16 (2016) 7798-7806
- [3] S. B. Desai, Et al., Science, 354 (2016) 99-102
- [4] C. D. English, Et al., IEDM 5-6 (2016)
- [5] K. Xu, Et al., Nano Letters, 17 (2017) 1065-1070
- [6] L. Xie, Et al., Advanced Materials, 29 (2017) 1702522

## Figures



**Figure 1:** (a) SEM micrograph of an MoS<sub>2</sub> FET with a channel length of 10 nm. (b) Transfer curve of a 10 nm FET at 0.1 V of drain-source voltage ( $V_{DS}$ ). Subthreshold swing of this FET is 180 mV/dec. Inset shows output curves of a 10 nm FET at different gate-source voltages ( $V_{GS}$ ).