Esaki Diode at Room Temperature Based on WSe₂/SnSe₂ Heterostructure with Tailored Interface

Sidi Fan^{1,2}

Quoc An Vu $^{1,2},$ Woo Jong Yu 3, Young Hee Lee 1,2,*

¹ Center for Integrated Nanostructure Physics (CINAP), Institute for Basic Science (IBS), Sungkyunkwan University, Suwon 16419, Korea ² Department of Energy Science, Department of Physics, Sungkyunkwan University, Suwon 16419, Korea

³ Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon 16419, Korea

Contact@ leeyoung@skku.edu

Abstract

Vertically stacked two-dimensional van der Waals (vdW) heterostructures, used to obtain homogeneity and band steepness at the interface, exhibit promisina performance for band-to-band tunneling devices. Esaki tunnel diodes based on vdW heterostructures, however, yield poor current density and peak-to-valley ratios, inferior to those of three-dimensional materials. report We the negative differential resistance behavior with the planar tunneling property in WSe₂/SnSe₂ heterostructure system at room temperature and demonstrate that heterointerface control is key to achieving high device performance by constructing WSe₂/SnSe₂ heterostructures in inert gas environments. While devices fabricated under ambient conditions showed poor device performance due to the observed oxidation layer at the interface, devices fabricated in inert gas environments exhibited extremely high peak current density up to 1460 mA/mm², 3-4 orders of magnitude higher than reported vdW heterostructure-based tunnel diodes, with a

peak-to-valley ratio over 4 at room temperature. Diode behavior can be further modulated by controlling the electrostatic doping and the tunneling barrier as well.



Figure 1: Schematic of device structure.



Figure 2: NDR behavior of devices fabricated in each environment at room temperature (left) and the reproducibility (right)

Graphene2019