

Graphene in 200 mm CMOS Fab: challenges and perspectives

M. Lukosius¹

M. Lisker¹, R. Lukose¹, M. Fraschke¹, J. Dabrowski¹, F. Akhtar¹, Y. Yamamoto¹, O. Fursenko¹, A. Krüger¹, D. Wolansky¹, D. Dziallas¹, C. Alvarado¹, A. Becker¹, G. Lippert¹, Ch. Wenger^{1,2}, A. Mai^{1,3}

¹IHP – Leibniz Institut für innovative Mikroelektronik, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany

²Brandenburg Medical School Theodor Fontane, 16816 Neuruppin, Germany

³Technical University of Applied Science Wildau, Hochschulring 1, 15745 Wildau, Germany

lukosius@ihp-microelectronics.com

Due to the unique properties of graphene, a large number of various graphene-based microelectronic devices have been proposed [1-2]. Recent demonstrations of graphene devices on a wafer scale [3-5] clearly indicate the potential of the graphene technology but at the same time raises questions concerning the manufacturability, as well as the integration and compatibility with Si technology. From this point of view, the investigation and preparation of graphene devices in conditions resembling as close as possible the Si technology environment is of highest importance.

In this paper, we present the attempts to integrate graphene into the 200mm silicon technology platform. We investigated the processes of graphene synthesis on silicon compatible materials like germanium (Fig.1), its large area transfer, cleaning, patterning, a non-destructive deposition of dielectric materials on the graphene sheet as well as the combinations of these processes for various concepts of contacting graphene on full 200 mm wafers (Fig. 2). Finally, we point out the challenges and roadblocks which need to be overcome to enable the integration of graphene with Si devices.

References

- [1] K. Novoselov, Nature, 490 (2012) 192.
- [2] K. Kim, Nature, 479 (2011) 338.
- [3] S. Goossens, Nature Photonics, 11 (2017) 366.
- [4] O. Habibpour, Sci. Rep., 7 (2017) 41828.
- [5] S. Vaziri, Solid State Commun., 224 (2015) 64.

Figures




Figure 1: Raman spectra acquired on 200 mm Ge(001)/Si(001) and Ge(110)/Si(110) substrates.




Figure 2: Tilted SEM view of a TLM device with graphene. STEM (inset left) and EDX (inset right) analysis.