

P-type field-effect transistors based on liquid phase exfoliated MoS₂

Tijana Tomašević-Ilić

Aleksandar Matković, Jasna Vujin, Radmila Panajotović, Marko Spasenović, Radoš Gajić

Graphene Laboratory (GLAB) of the Center for Solid State Physics and New Materials, Institute of Physics, University of Belgrade, Pregrevica 118, 11080 Belgrade, Serbia
Institute of Physics, Montanuniversität Leoben, Franz Josef Straße 18, A-8700 Leoben, Austria

tijana@ipb.ac.rs

Abstract

Two-dimensional (2D) materials are a new class of materials with interesting physical properties and applications. The most studied 2D semiconducting dichalcogenide MoS₂ is gaining importance as a promising channel material for field-effect transistors (FETs) [1]. Liquid phase exfoliation (LPE) is a promising route for large-scale production of 2D materials [2]. However, the MoS₂ films produced with LPE showed low carrier mobility [3]. The assembly of nanomaterials in thin films directly affects their morphology and electronic properties with ordered packing usually resulting in superior film quality and device performance. Integrating nanomaterials into FETs requires reliable assembly methods to fabricate relatively uniform thin films. In our work, we describe controlled deposition of few-layer MoS₂ films using a modified Langmuir-Schaefer (LS) method and perform mobility measurements on few-layer MoS₂ FETs (Fig. 1). Our films showed p-type conduction and mobility larger than 60 cm² V⁻¹s⁻¹ at room temperature in air (Fig. 2). This is the largest ever achieved mobility for FET devices from LPE MoS₂, comparable to the previously reported p-type MoS₂ FET from chemically doped CVD samples [4]. Our facile and reproducible method results in high-quality

films that seriously compete with CVD films as materials of choice for applications in electronics.

References

- [1] Radisavljevic B. et al., Nature Materials 12, (2013) 815-820.
- [2] Coleman J. et al., Science, 331(2011)568
- [3] Li J. Advanced Functional Materials, 24 (2014) 6524-6531
- [4] Liu X. et al., Advanced Materials, 28 (2016) 2345-51

Figures




Figure 1: Schematic “cross-sectional” view of the device




Figure 2: Room-temperature transfer characteristics with 100 mV applied bias voltage, and output characteristics Ids-Vds measured for different gate voltages (inset).