## Tunneling field effect transistor based on MoTe<sub>2</sub>/MoS<sub>2</sub> van der Waals heterojunction

## Bondae Koo<sup>1,2</sup>

Gwang Hyuk Shin<sup>1</sup>, Hamin Park<sup>1</sup>, and Sung-Yool Choi<sup>1,\*</sup>

<sup>1</sup>School of Electrical Engineering, Graphene/2D Materials Research Center, KAIST, 291 Daehakro, Yuseong-gu, Daejeon, 34141, Korea

<sup>2</sup>System LSI, Samsung Electronics, 1 Samsung-ro, Giheung-gu, Yongin-Si, Gyeonggi-do, 17113, Korea

## sungyool.choi@kaist.ac.kr

Two-dimensional stacked semiconductors provide a superior material structure for band to band tunneling devices due to sharp band edge as well as their atomically flat thickness<sup>[1]</sup>. Among two-dimensional materials, MoTe<sub>2</sub> has a narrow band gap of 0.8 eV with small electron affinity and ptype characteristic<sup>[2]</sup>. In contrast, MoS<sub>2</sub> has a large electron affinity with a bandgap of 1.2 eV (ML) and n-type characteristic<sup>[3]</sup>. Therefore, a heterojunction of MoTe<sub>2</sub> and MoS<sub>2</sub> may have an appropriate band alignment in terms of band to band tunneling.

In this work, we demonstrate a tunneling field effect transistor based on the MoTe<sub>2</sub>/MoS<sub>2</sub> van der Waals heterojunction. As a gate dielectric, 10nm-Al<sub>2</sub>O<sub>3</sub> was deposited by ALD. Ti and Pd were used as S/D contact metal for MoS<sub>2</sub> and MoTe<sub>2</sub> respectively, which have appropriate work function in order to reduce contact resistances by lowering Schottky barrier heights<sup>[3,4]</sup>.

Consequently, the MoTe<sub>2</sub>/MoS<sub>2</sub> tunneling field effect transistor shows on/off current ratio of > 10<sup>4</sup>. In the  $I_D$ -V<sub>D</sub> curve, the tunneling currents were mesured at the reverse drain bias, while NDR-like behaviors were observed at the forward drain bias in room temperature. This phenomenon distinctly appeared as a function of the gate bias.

## References

- [1] Tania Roy et al., Applied Physics Letters, 8 (2016) 083111
- [2] Nihar R. Pradhan et al., ACS Nano, 6 (2014) 5911-5920
- [3] Wei Liu et al., 2013 IEEE International Electron Devices Meeting (2013) 19.4.1-19.4.4
- [4] Saptarshi Das et al., Applied Physics Letters, 10 (2013) 103501



Figure 1: The illustration of a device structure



Figure 2:  $I_D$ - $V_D$  electrical characteristics as a function of gate bias