Selective patterning of amorphous silicon on MoS₂ to fabricate transition-metal dichalcogenide heterostructures

Markus Heyne^{1,2,3}

Andy Goodyear⁴, Jean-François de Marneffe³, Mike Cooke⁴, Iuliana Radu³, Erik C. Neyts², Stefan de Gendt^{1, 3}

1. KU Leuven, Leuven, Belgium.

2. University of Antwerp, Antwerp, Belgium.

3. imec, Leuven, Belgium.

4. Oxford Instruments Plasma Technology, Bristol, United Kingdom.

markus.heyne@kuleuven.be

Ultrathin transition-metal dichalcogenide (TMD) layers such as MoS₂ and WS₂ are promising materials for 2D heterostructures as building blocks for steep subthresholdslope devices. Such a heterostructure of those TMDs with their strong interlayer interactions can be used as tunnel field effect transistors (TFET) [1, 2]. Proof-ofconcept TFET structures are nowadays based on exfoliated and then stacked flakes, or grown on top of each other by chemical vapor deposition (CVD).

We here propose a novel and innovative approach which converts amorphous Si (aSi) into WS₂ by means of WF₆ and H₂S [3]. The conversion is done at a temperature of 450 °C and yields stoichiometric, but randomly oriented WS₂. Rapid thermal annealing in inert gas at 900 °C crystallizes the layers and yields horizontally aligned WS₂ films. By pre-patterning the aSi films, the desired geometry of WS₂ structures can be achieved. Arrays of WS₂ lines down to 20 nm width can be obtained.

To enable TFET architectures with stacked layers based on this synthesis route, the selective removal of deposited aSi layers on MoS₂ by a low damage etch process is required. To this end, a low power atomic layer etching (ALE) process has been explored, using an Oxford Instruments ICP chamber equipped with an ALE kit to inject short Cl_2 pulses into the process chamber [4]. The cycles consist of four steps, starting with a chlorine exposure, a purge, a

biased Ar plasma etching step, and a final purge step. After optimization of the process conditions, this ALE sequence removed aSi while preserving the underlying MoS₂. This achievement could enable TFET fabrication by applying the proposed aSi-to-WS₂ conversion on top of MoS₂. Although a defectivity reduction by appropriate annealing protocols in sulfur-rich environments need to be addressed in the future, the proposed methods open the way to build TFET structures using VLSI-compatible techniques.

The support from the European Union Grant Agreement No. 318804 (SNM) and Flanders Innovation & Entrepreneurship (VLAIO) is acknowledged.

References

Huo, N.; Kang, J.; Wei, Z.; Li, S.-S.; Li,
 J.; Wei, S.-H. Adv. Funct. Mater. 2014, 24 (44), 7025–7031.

[2] Chen, H.; Wen, X.; Zhang, J.; Wu, T.; Gong, Y.; Zhang, X.; Yuan, J.; Yi, C.; Lou, J.; Ajayan, P. M.; Zhuang, W.; Zhang, G.; Zheng, J. Nat. Commun. 2016, 7, 12512.
[3] Heyne, M. H.; de Marneffe, J.-F.; Delabie, A.; Caymax, M.; Neyts, E. C.; Radu, I.; Huyghebaert, C.; De Gendt, S. Nanotechnology 2017, 28 (4), 04LT01.
[4] Goodyear, M. Cooke; European patent application EP16187143 (3 September 2015)





Figure 1: Raman spectra show the preservation of MoS₂ even after atomic layer etching