

## Field emission from WSe<sub>2</sub>: A vertical field effect transistor

Francesca Urban, Niall McEvoy, and Antonio Di Bartolomeo


Institut de Science et d'Ingénierie Supramoléculaires, 8 Allée Gaspard Monge, Strasbourg, France

francesca.urban@unistra.fr

Electric control of carrier concentration by gate biasing, in field-effect transistor structures, is an effective way to tune the doping level of semiconducting materials. Such strategy is viable, for instance, in field emission (FE) applications, where electrons are extracted from the material by quantum tunnelling through the surface potential barrier upon the application of a strong electric field. FE is of great relevance to a variety of applications, ranging from electron microscopy and lithography to display technology or vacuum electronics. Indeed, lateral field emission transistors have recently gained popularity due to their potential for many high-frequency and high-power applications [1-2].

The gate control of doping and therefore of the FE current is particularly effective when the cathode is made of a low-dimensional material [3]. We report the first observation of gate-controlled field emission current from a tungsten diselenide (WSe<sub>2</sub>) monolayer, synthesized by chemical-vapour deposition on SiO<sub>2</sub>/Si substrate. Ni contacted WSe<sub>2</sub> monolayer back-gated transistors, under high vacuum, exhibit n-type conduction, suitable for field emission.

The electron emission, at 400 nm distance between anode and cathode, occurs under an electric field  $\sim 100$  V/ $\mu$ m and exhibit good time stability. Remarkably, the field emission current can be modulated by the back-gate voltage. The first field-emission vertical transistor based on WSe<sub>2</sub> monolayer is thus demonstrated and can pave the way to further optimize new WSe<sub>2</sub> based devices for use in vacuum electronics [4].



**Figure 1:** (a) Layout of a back-gate FE transistor with a WSe<sub>2</sub> monolayer channel over a SiO<sub>2</sub>/Si substrate. (b) FE current measured at given back-gate voltages ( $V_{ds}$  steps of 1 V). (c) Band diagram for the unbiased device (left panel) and for the device under  $V_{ds} > V_{gs} > 0$  V bias condition (right panel).

### References

- [1] M. Yun, A. Turner, R. J. Roedel and M. N. Kozicki, *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena*, 17 (1999), 1561–1566.
- [2] W. P. Kang, J. L. Davidson, A. Wisitsora-at, Y. M. Wong, R. Takalkar, K. Holmes and D. V. Kerns, *Diamond and Related Materials*, 13 (2004), 1944–1948
- [3] G. Wu, X. Wei, S. Gao, Q. Chen and L. Peng, *Nature Communications*, 7 (2016), 11513
- [4] A. Di Bartolomeo, F. Urban, M. Passacantando, N. McEvoy, L. Peters, L. Lemmo, G. Luongo, F. Romeo, F. Giubileo, *Nanoscale*, 11 (2019), 1538